

FPGA  
FPGA.SchDoc



PowerSupply  
PowerSupply.SchDoc



IO  
IO.SchDoc



Peripherals  
Peripherals.SchDoc



Memory\_Expansion  
Memory\_Expansion.SchDoc




Displays  
Displays.SchDoc



Expansion\_Buffers  
Expansion\_Buffers.SchDoc



**Board Fiducials**




Variant	Description	Rev	Notes
V3	Plus & Accelerated	3.4	Final

SpectrumNext			
Overview			
Drawn By:			
Project #: PR0064	Rev: 3.4	Variant : V3	Sheet: 1 of 8




### Input Power Protection


When power is applied with DC in jack, Q1 turns off  
Provides power to EXP connector.  
When no power is applied with DC in jack, Q1 turns on  
Can be powered from EXP connector.




### Ramp times



### Power LED



### 1.8V LDO




### U8 Power Sequencing

Table 2. Power Sequencing


	MODE	EN1	EN2	EN3	Start Sequencing	Shutdown Sequencing
Automatic Power Sequencing	High	High	High	Used to start/stop bucks in sequence	Buck1→Buck2→Buck3	Buck3→Buck2→Buck1
	High	Low	High		Buck2→Buck1→Buck3	Buck3→Buck1→Buck2
	High	High	Low		Buck2→Buck3→Buck1	Buck1→Buck3→Buck2
	High	Low	Low	Reserved	Reserved	Reserved
Externally controlled sequencing	Low	Used to start/stop buck1	Used to start/stop buck2	Used to start/stop buck3	x	x





### FPGA Decoupling




### 3V3 @ 2.4A / 5V @ 1A / 1V0 @ 1A

EN1 + EN2 High, Buck1->Buck2->Buck3 startup  
START 5V first due to logic buffers  
Approx 8ms Slow Start







### Real Time Clock and Battery




### ESP8266




### FPGA A2D headers




### 3.3V LDO for ESP32




### Ear Port Comparator




### Accelerator Board




### Audio




### Raspberry Pi GPIO resistors




### Spectrum Edge Connector




### ESD Protection




### Flash memory




### SRAM







### Test Point Headers




### SRAM Decoupling







### Uni-directional CPU -> BUS




### Open Drain




### Uni-directional BUS -> CPU




### Direction Control




### Bi-directional



### Power



### Decoupling



### OE Startup

